

i.MX8M-MB


Variant: [No Variations]

21.09.2021


SVN Revision: 1504 [Locally Modified]

Supported CPU Modules:

- i.MX8M-CM
- i.MX8M-MINI-CM
- i.MX8M-NANO-CM



Mounting Holes



Mounting holes 7.4mm pad 3.2mm drill
BOARD MOUNTING HOLES
ONE IN EACH CORNER

Fiducials



FIDICIALS 4x TOP

FIDICIALS 4x BOTTOM

DESIGN NOTE:
Example text for informational
design notes.

DESIGN NOTE:
Example text for critical
design notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.

Title COVER PAGE			Ronetix GmbH Hirschstettner Str. 19/Z110 1220 Vienna Austria	 DEVELOPMENT TOOLS
Size: A3	Number: 1	Revision: 2.0		
Date: 21.09.2021	Time: 16:57:30	Sheet 1 of 13		
File: 01 Title Page.SchDoc				

SODIMM204

Pin	Signal	i.MX8M	i.MX8M-MINI
12	PCIe_nRST	GPIO3_IO11	GPIO4_IO021
27	PCIe_nDIS	GPIO3_IO12	GPIO1_IO09
36	PCIe_nWAKE	GPIO3_IO02	GPIO2_IO08
105	PCIE2_nCLKREQ	GPIO5_IO21	GPIO5_IO21
180	LCD_BL_PWM	GPIO1_IO01	GPIO1_IO01
182	LCD_BL_EN	GPIO1_IO03	GPIO1_IO07
16	TS_BUSY	GPIO1_IO05	GPIO1_IO05
102	TS_INT	GPIO1_IO08	GPIO1_IO08
184	CSI_nRST	GPIO1_IO06	GPIO1_IO06
107	UART_A53_TXD	UART1_TXD	UART2_TXD
169	UART_A53_RXD	UART1_RXD	UART2_RXD
171	UART_M4_TXD	UART2_TXD	UART4_TXD
113	UART_M4_RXD	UART2_RXD	UART4_RXD
109		UART3_TXD	UART3_TXD
111		UART3_RXD	UART3_RXD
183		UART4_TXD	UART1_TXD
182		UART4_RXD	UART1_RXD

Available when WiFi on i.MX8-CM is DNP

UART3 -- Available when Bluetooth on WiFi is not used

Touch screen

BOOT_CFG


BOOT_CFG

SAI2_RXD







Reset Button

3.3V, 1.5A provided from i.MX8M-CM
1.8V, 0.5A provided from i.MX8M-MINI-CM

Main power supply provided to i.MX8M-CM
3.8V - 5.0V



Power Supply



Title Power Supply			Ronetix GmbH Hirschstettner Str. 19/Z110 1220 Vienna Austria	
Size: A3	Number: 3	Revision: 2.0		
Date: 21.09.2021	Time: 16:57:30	Sheet 3 of 13		
File: 03 Power.SchDoc				


BOOT, JTAG

i.MX8M, i.MX8-MINI: Boot ROM Fuse

i.MX8M: <Default: eMMC BOOT>, QSPI boot is not supported by ROM

Address		7	6	5	4	3	2	1	0
	0x470[15:8]	BOOT_CFG[15]	BOOT_CFG[14]	BOOT_CFG[13]	BOOT_CFG[12]	BOOT_CFG[11]	BOOT_CFG[10]	BOOT_CFG[9]	BOOT_CFG[8]
	0x470[15:8]	Infinit-Loop (Debug USE only) 0 - Disable 1 - Enable	001 - SD/eSD			Port Select: 00 - eSDHC1 01 - eSDHC2 10 - eSDHC3		SD Power Cycle/eMMC Reset Enable: '0' - Disabled '1' - Enabled	SD Loopback Clock Source Sel (for SDR50 and SDR104 only) '0' - through SD pad '1' - direct
	0x470[15:8]		010 - MMC/eMMC						
	0x470[15:8]		011 - NAND			Pages In Block: 00 - 128 01 - 64 10 - 32 11 - 256		Nand_Row_address_bytes: 00 - 3 01 - 2 10 - 4 11 - 5	
	0x470[15:8]		100 - QSPI			QSPI Instance 0 - QuadSPI0 1 - Reserved	SDR SMP: "000": Default "001-111"		
	0x470[15:8]		110 - SPI NOR			Port Select: 000 - eCSPI1 001 - eCSPI2 002 - eCSPI3			
	0x470[15:8]	Others - Reserved for future use							
		BOOT_CFG[7]	BOOT_CFG[6]	BOOT_CFG[5]	BOOT_CFG[4]	BOOT_CFG[3]	BOOT_CFG[2]	BOOT_CFG[1]	BOOT_CFG[0]
SD/eSD	0x470[7:0]	Fast Boot: 0 - Regular 1 - Fast Boot	Reserved	Reserved	Bus Width: 0 - 1-bit 1 - 4-bit	Speed 000 - Normal/SDR12 001 - High/SDR25 010 - SDR50 011 - SDR104 101 - Reserved for DDR50 Others - Reserved			Reserved
MMC/eMMC	0x470[7:0]		Bus Width: 000 - 1-bit 001 - 4-bit 010 - 8-bit 101 - 4-bit DDR (MMC 4.4) 110 - 8-bit DDR (MMC 4.4) Else - reserved.	Speed 00 - Normal 01 - High 10 - Reserved for HS200 11 - Reserved			USDHC1 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	USDHC2 IO VOLTAGE SELECTION 0 - 3.3V 1 - 1.8V	
NAND	0x470[7:0]	BT_TOGGLEMODE	BOOT_SEARCH_COUNT: 00 - 2 01 - 2 10 - 4 11 - 8		Toggle Mode 33MHz Preamble Delay, Read Latency: '000' - 16 GPMICKL cycles. '001' - 1 GPMICKL cycles. '010' - 2 GPMICKL cycles. '011' - 3 GPMICKL cycles. '100' - 4 GPMICKL cycles. '101' - 5 GPMICKL cycles. '110' - 6 GPMICKL cycles. '111' - 7 GPMICKL cycles. '1111' - 15 GPMICKL cycles.				Reserved
QSPI	0x470[7:0]	HSPHS: Half Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	HSDLY: Half Speed Delay selection 0 : one clock delay 1: two clock delay	FSPHS: Full Speed Phase Selection 0 : select sampling at non-inverted clock 1: select sampling at inverted clock	FSDLY: Full Speed Delay selection 0 : one clock delay 1: two clock delay	Reserved	Reserved	Reserved	Reserved
SPINOR	0x470[7:0]	CS select (SPI only): 00 - CS#0 (default) 01 - CS#1 10 - CS#2 11 - CS#3		Reserved	Reserved	Reserved	Reserved	Reserved	Reserved

BMODE[1:0]	i.MX8M i.MX8M-MINI	i.MX8M-NANO
00	Boot From Fuses	Boot From Fuses
01	Serial Downloader	Serial Downloader
10	Internal Boot	uSDHC3, eMMC
11	Reserved	uSDHC2, Micro SD




BOOT from SD card i.MX8MN (SDHC2):
BOOT_MODE = 011
SW1: doesn't matter
SW4: doesn't matter

BOOT from eMMC i.MX8MN (SDHC3):
BOOT_MODE = 010
SW1: doesn't matter
SW4: doesn't matter



BOOT from SD2 card i.MX8M, i.MX8MM:
SW1: 3,5 - ON; all other OFF
SW4: 1,2 - ON

BOOT from eMMC i.MX8M (SDHC1):
SW1: 6 - ON; all other OFF
SW4: 1, 2 - ON




BOOT from eMMC i.MX8MM (SDHC3):
SW1: 4,6 - ON; all other OFF
SW4: 1, 2 - ON



All BOOT_CFG pins have internal
always enabled pulldown resistor of
95kOhm.




Debug UART and Voltage translators




USB 3.0 Type C

USB 3.0 Type C




USB 3.0 Host Type A




MicroSD, HDMI

Micro SD card




HDMI 2.0a TX




ETHERNET, AUDIO


Ethernet



Audio





M.2 PCI Express



Camera

DESIGN NOTE:
i.MX8M - CSI1 and CS2 available
i.MX8M-MINI - only CSI1 available
i.MX8M-NANO - only CSI1 available





DESIGN NOTE:
PCAM 5C: 5 MP CAMERA MODULE
OV5640 Camera sensor



I2C address: (0x03C<<1)+RW

DESIGN NOTE:
PCAM 5C uses 12MHz XVCLK instaed of typical 24MHz



DESIGN NOTE:
PCAM 5C: 5 MP CAMERA MODULE
OV5640 Camera sensor




I2C address: (0x03C<<1)+RW

DESIGN NOTE:
PCAM 5C uses 12MHz XVCLK instaed of typical 24MHz


LVDS Display, Touchscreen

DISPLAY - G101ICE-L01, 10.1", 1280x800, 75MHz

DESIGN NOTE:
Display Cable Data-Module: 12037186




Pin assignment					
Signal	Connector A (display)	Connector B (eMotion)	Signal	Connector A (display)	Connector C (eMotion)
VCCS	1		LED_GND	29,30	7
VCCS	2	2	LED_GND	31,32	6
VCCS	3	1	LED_GND	33	
LV0N	8	18	NC	34,35	
LV0P	9	17	LED_PWM	27	2
GND	10	19	LED_EN	28	3
LV1N	11	16	LED_VCC	36,37	4
LV1P	12	15	LED_VCC	38,39	5
GND	13	14	LED_VCC	40	
LV2N	14	13			
LV2P	15	12			
GND	16				
LVCLKN	17	11			
LVCLKP	18	10			
GND	19				
LV3N	20	9			
LV3P	21	8			
GND	22	7			



BACK LIGHT


DESIGN NOTE:
LCD_BL_EN = 1 - Backlight ON
LCD_BL_EN = 0 - Backlight OFF



DESIGN NOTE:
Invertor Cabel eMotion G2 -> G101ICE-L01

Board	LCD
4	1 Vi (Yellow)
2	2 ADJ (BLUE)
3	3 EN (RED)
6	4 VGND(BLK)

Touchscreen Controller



Touchscreen

Molex - 0039532044

Title **LVDS Display, Touchscreen**

Size: A3

Number: 12

Revision: 2.0

Date: 21.09.2021

Time: 16:57:31

Sheet 12 of 13






File: 12_LVDS_Display.SchDoc

Ronetix GmbH
Hirschtettner Str. 19/Z110
1220 Vienna
Austria


RONETIX
DEVELOPMENT TOOLS

GPIO, RTC, BUTTONS

Expansion Connectors



RTC Clock



Buttons

