

COVER PAGE

i.MX8MM-COMPACT-CM

Variant: MINI-Full

21.09.2021

SVN Revision: 1517

I2C USAGE AND ADDRESS TABLE

NAME	PERIPHERAL	ADDRESS
I2C1 1.8V	i.MX8MM-COMPACT-MB: Camera on CSI1	(0x3C<<1)+RW
	i.MX8MM-COMPACT-MB: RTC clock, 3.3V*	(0x50<<1)+RW
	i.MX8MM-COMPACT-MB: Audio Codec, 3.3V*	(0x34<<1)+RW
	i.MX8MM-COMPACT-MB: miniPCIe Ref. Clock	(0x6A<<1)+RW
I2C2 1.8V only on CM	i.MX8Mx-COMPACT-CM: PMIC control	(0x4B<<1)+RW
	i.MX8Mx-COMPACT-CM: LVDS	(0x2C<<1)+RW
I2C3 1.8V	i.MX8MM-COMPACT-MB: PCIe M.2	

Note: 3.3V* - through voltage translator

DESIGN CONSIDERATIONS


DESIGN NOTE:
Example text for informational
design notes.

DESIGN NOTE:
Example text for critical
design notes.

LAYOUT NOTE:
Example text for critical
layout guidelines.



Mounting Holes




Mounting holes 5mm pad 2.2mm drill
BOARD MOUNTING HOLES - ONE IN EACH CORNER

Fiducials





FIDICIALS 3x TOP FIDICIALS 3x BOTTOM



Hirose DF40C



CPU Clocks, RESET



eMMC




Title EMMC			Ronetix GmbH Hirschstettner Str. 19/Z110 1220 Vienna Austria	
Size: A3	Number: 7	Revision: 1.0		
Date: 21.09.2021	Time: 17:15:02	Sheet 7 of 13		
File: 07 EMMC OSPI.SchDoc				

CPU - IO



DESIGN NOTE: i.MX8M-MINI
IO internal pull up/down is not supported in 3.3V mode, must disable the internal pull up/down via software and use external pull up/down resistors instead.

All I/O pin groups are impacted except for XTAL, DDR, PCI, USB and MIPI PHY I/O's. See Errata e50080 for detailed information. i.MX8M and i.MX8M-NANO are not affected.





Title *CPU - IO*

Hirschstettn
1220 Vienna




RONETIX
DEVELOPMENT TOOLS

CPU - PCIe, USB, DSI, CSI




Ethernet




Title Ethernet			Ronetix GmbH Hirschstettner Str. 19/Z110 1220 Vienna Austria	
Size: A3	Number: 10	Revision: 1.0		
Date: 21.09.2021	Time: 17:15:03	Sheet 10 of 13		
File: 10_ETHERNET.SchDoc				

WiFi + Bluetooth



LVDS LCD Interface

Single-Channel DSI to Single-Link LVDS Bridge



Title **LVDS LCD Interface**

Size: **A4**

Number: **12**

Revision: **1.0**

Date: **21.09.2021**

Time: **17:15:03**

Sheet **12** of **13**

File: **12_LVDS.SchDoc**

Ronetix GmbH

Hirschstettner Str. 19/Z110

1220 Vienna

Austria

